MEMORY смоз 1 M × 16 BIT FAST PAGE MODE DYNAMIC RAM

MB8118160B-50/-60

CMOS 1,048,576 \times 16 Bit Fast Page Mode Dynamic RAM

DESCRIPTION

The Fujitsu MB8118160B is a fully decoded CMOS Dynamic RAM (DRAM) that contains 16,777,216 memory cells accessible in 16-bit increments. The MB8118160B features a "fast page" mode of operation whereby high-speed random access of up to $1,024 \times 16$ bits of data within the same row can be selected. The MB8118160B DRAM is ideally suited for mainframe, buffers, hand-held computers video imaging equipment, and other memory applications where very low power dissipation and high bandwidth are basic requirements of the design. Since the standby current of the MB8118160B is very small, the device can be used as a non-volatile memory in equipment that uses batteries for primary and/or auxiliary power.

The MB8118160B is fabricated using silicon gate CMOS and Fujitsu's advanced four-layer polysilicon and twolayer aluminum process. This process, coupled with advanced stacked capacitor memory cells, reduces the possibility of soft errors and extends the time interval between memory refreshes. Clock timing requirements for the MB8118160B are not critical and all inputs are TTL compatible.


PRODUCT LINE & FEATURES

Param	eter	MB8118160B-50	MB8118160B-60	
RAS Access Time		50 ns max.	60 ns max.	
Random Cycle Time		90 ns min.	110 ns min.	
Address Access Time		25 ns max.	30 ns max.	
CAS Access Time		15 ns max.	15 ns max.	
Fast Page Mode Cycle Time	e	35 ns min.	40 ns min.	
Low Power Dissipation	Operating current	990 mW max.	825 mW max.	
Low Power Dissipation	Standby current	11 mW max. (TTL level)/5.5	mW max. (CMOS level)	

- 1,048,576 words \times 16 bit organization
- Silicon gate, CMOS, Advanced Stacked Capacitor Cell
- All input and output are TTL compatible
- 1,024 refresh cycles every 16.4 ms

- Early write or OE controlled write capability
- RAS-only, CAS-before-RAS, or Hidden Refresh
- Fast page mode, Read-Modify-Write capability
- On chip substrate bias generator for high performance

PACKAGE



Package and Ordering Information

- 42-pin plastic (400 mil) SOJ, order as MB8118160B-xxPJ

- 50-pin plastic (400 mil) TSOP(II) with normal bend leads, order as MB8118160B-xxPFTN


■ PIN ASSIGNMENTS AND DESCRIPTIONS

<	42-Pin SOJ (TOP VIEW) LCC-42P-M01	>	
Vcc [1 (DQ1 2 2 DQ2 4 DQ4 5 Vcc 6 DQ5 7 DQ6 8 DQ7 9 DQ8 10 N.C. 11 N.C. 12 WE 13 RAS 14 N.C. 15 N.C. 16 A0 17 A1 18 A2 19 A3 20 Vcc 21	1 Pin Index	42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22	$ Vss \\ DQ16 \\ DQ15 \\ DQ14 \\ DQ13 \\ Vss \\ DQ12 \\ DQ11 \\ DQ10 \\ DQ9 \\ N.C. \\ UCAS \\ UCAS \\ OE \\ A9 \\ A8 \\ A7 \\ A6 \\ A5 \\ A4 \\ Vss \\ Vss \\ Vss \\ Vss \\ OS \\ $

Designator	Function			
A₀ to A₃	Address inputs row : A₀ to A₃ column : A₀ to A₃ refresh : A₀ to A₃			
RAS	Row address strobe			
LCAS	Lower column address strobe			
UCAS	Upper column address strobe			
WE	Write enable			
OE	Output enable			
DQ1 to DQ16	Data Input/Output			
Vcc	+5.0 volt power supply			
Vss	Circuit ground			
N.C.	No connection			

50-Pin TSOP(II) (TOP VIEW) <Normal Bend:FPT-50P-M06>

	4 5 7 8 9 10	1 Pin Index	50 49 48 47 46 45 44 43 42 41 40	Vss DQ16 DQ15 DQ14 DQ13 Vss DQ12 DQ12 DQ10 DQ9 N.C.
RAS N.C. N.C. A₀ L	16 17 18 19 20 21 22 23		36 35 34 33 32 31 30 29 28 27 26	N.C. LCAS UCAS OE A9 A8 A7 A6 A5 A4 VSS



		Clo	ock Inp	out		Addres	s Input	Input/Output Data					
Operation Mode	RAS	LCAS	UCAS	WE	OE	Row	Column	DQ₁ t	o DQ8	DQ₀ t	0 DQ16	Refresh	Note
	RAJ	LUAS	UCAS	VVE	UE	NOW	Column	Input	Output	Input	Output		
Standby	Н	Н	Н	Х	Х	_	_	_	High-Z	_	High-Z	_	
Read Cycle	L	L H L	H L L	Н	L	Valid	Valid	_	Valid High-Z Valid	_	High-Z Valid Valid	Yes*	trcs≥trcs (min.)
Write Cycle (Early Write)	L	L H L	H L L	L	х	Valid	Valid	Valid Valid	High-Z	— Valid Valid	High-Z	Yes*	twcs≥twcs (min.)
Read-Modify- Write Cycle	L	L H L	H L L	H→L	L→H	Valid	Valid	Valid Valid	Valid High-Z Valid	— Valid Valid	High-Z Valid Valid	Yes*	
RAS-only Refresh Cycle	L	Н	Н	х	х	Valid	Х	_	High-Z	_	High-Z	Yes	
CAS-before- RAS Refresh Cycle	L	L	L	х	х	Х	Х	_	High-Z	_	High-Z	Yes	tcsr≥tcsr (min.)
Hidden Refresh Cycle	H→L	L H L	H L L	H→X	L	Х	Х	_	Valid High-Z Valid		High-Z Valid Valid	Yes	Previous data is kept

FUNCTIONAL TRUTH TABLE

X: "H" or "L"

*: It is impossible in Fast Page Mode.

■ FUNCTIONAL OPERATION

ADDRESS INPUTS

Twenty input bits are required to decode any sixteen of 16,777,216 cell addresses in the memory matrix. Since only twelve address bits (A₀ to A₉) are available, the column and row inputs are separately strobed by LCAS or UCAS and RAS as shown in Figure 1. First, ten row address bits are input on pins A₀-through-A₉ and latched with the row address strobe (RAS) then, ten column address bits are input and latched with the column address strobe (LCAS or UCAS). Both row and column addresses must be stable on or before the falling edges of RAS and LCAS or UCAS, respectively. The address latches are of the flow-through type; thus, address information appearing after t_{RAH} (min.) + t_T is automatically treated as the column address.

WRITE ENABLE

The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated; when WE is High, a read cycle is selected. During the read mode, input data is ignored.

DATA INPUTS

Input data is written into memory in either of three basic ways – an early write cycle, an \overline{OE} (delayed) write cycle, and a read-modify-write cycle. The falling edge of \overline{WE} or $\overline{LCAS} / \overline{UCAS}$, whichever is later, serves as the input data-latch strobe. In an early write cycle, the input data of DQ₁ to DQ₈ is strobed by \overline{LCAS} and DQ₉ to DQ₁₆ is strobed by \overline{UCAS} and the setup/hold times are referenced to each \overline{LCAS} and \overline{UCAS} because \overline{WE} goes Low before $\overline{LCAS} / \overline{UCAS}$. In a delayed write or a read-modify-write cycle, \overline{WE} goes Low after $\overline{LCAS} / \overline{UCAS}$; thus, input data is strobed by \overline{WE} and all setup/hold times are referenced to the write-enable signal.

DATA OUTPUTS

The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low. When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:

- t_{RAC} : from the falling edge of \overline{RAS} when t_{RCD} (max.) is satisfied.
- tcac : from the falling edge of LCAS (for DQ1 to DQ8) UCAS (for DQ9 to DQ16) when tRCD is greater than tRCD (max.).
- tAA : from column address input when tRAD is greater than tRAD (max.).
- toEA : from the falling edge of \overline{OE} when \overline{OE} is brought Low after trac, tcac, or taa, and trcd (max.) is satisfied.

The data remains valid until either $\overline{LCAS} / \overline{UCAS}$ or \overline{OE} returns to a High logic level. When an early write is executed, the output buffers remain in a high-impedance state during the entire cycle.

FAST PAGE MODE OF OPERATION

The fast page mode of operation provides faster memory access and lower power dissipation. The fast page mode is implemented by keeping the same row address and strobing in successive column addresses. To satisfy these conditions, \overline{RAS} is held Low for all contiguous memory cycles in which row addresses are common. For each fast page of memory, any of $1,024 \times 16$ bits can be accessed and, when multiple MB8118160Bs are used, \overline{CAS} is decoded to select the desired memory fast page. Fast page mode operations need not be addressed sequentially and combinations of read, write, and/or read-modify-write cycles are permitted.

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Voltage at Any Pin Relative to Vss	Vin, Vout	–0.5 to +7.0	V
Voltage of Vcc Supply Relative to Vss	Vcc	-0.5 to +7.0	V
Power Dissipation	PD	1.0	W
Short Circuit Output Current	Ιουτ	-50 to +50	mA
Operating Temperature	Торе	0 to +70	°C
Storage Temperature	Тѕтс	-55 to +125	۵°

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Min.	Тур.	Max.	Unit	Ambient Operating Temp.
Supply Voltage	*1	Vcc	4.5	5.0	5.5	V	
Supply voltage	1	Vss	0.0	0.0	0.0	v	0°C to +70°C
Input High Voltage, All Inputs	*1	Vін	2.4	—	6.5	V	
Input Low Voltage, All Inputs*	*1	VIL	-0.3		0.8	V	

*: Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ CAPACITANCE

(T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Max.	Unit
Input Capacitance, Ao to Ao	CIN1	5	pF
Input Capacitance, RAS, LCAS, UCAS, WE, OE	CIN2	5	pF
Input/Output Capacitance, DQ1 to DQ16	CDQ	7	pF

■ DC CHARACTERISTICS

Demonster	Nataa	Notes		Oonditions		Value	Unit	
Parameter	Notes			Conditions	Min.	Тур.	Max.	Unit
Output High Voltage	*1		Vон	Іон = -5.0 mA	2.4	_	— v	
Output Low Voltage *1		Vol	lo∟ = +4.2 mA	_	—	0.4	V	
Input Leakage Current (Any Input)			lı(L)	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{CC}}; \\ 4.5 \ V \leq V_{\text{CC}} \leq 5.5 \ V; \\ V_{\text{SS}} = 0 \ V; \ \text{All other pins} \\ \text{not under test} = 0 \ V \end{array}$	-10	_	10	μA
Output Leakage Current			DQ(L)	$\begin{array}{l} 0 \ V \leq V_{\text{OUT}} \leq V_{\text{CC}}; \\ 4.5 \ V \leq V_{\text{CC}} \leq 5.5 \ V; \\ \text{Data out disabled} \end{array}$	-10	_	10	
Operating Current	*2 MB8118160B-50			RAS & LCAS, UCAS			180	
(Average Power Supply Current)	"Z	⁶ 2 MB8118160B-60	- Icc1	cycling; t _{RC} = min	_		150	mA
Standby Current (Power Supply	*2	TTL level		$\begin{array}{l} RAS = LCAS = UCAS = \\ V_{IH} \end{array}$			2.0	mA
Current)	2	CMOS level	- Icc2	RAS = LCAS = UCAS ≥ Vcc −0.2 V			1.0	mA
Refresh Current #1	*2	MB8118160B-50		$\overline{\text{LCAS}} = \overline{\text{UCAS}} = V_{\text{H}},$			180	<u> </u>
(Average Power Supply Current)	"Z	MB8118160B-60	- Іссз	RAS cycling; t _{RC} = min	_	_	150	mA
Fast Page Mode	*2	MB8118160B-50		$RAS = V_{IL}, LCAS = UCAS$	3	_	110	
Current	~2	MB8118160B-60	- Icc4	cycling; tнрс = min			100	mA
Refresh Current #2	*0	MB8118160B-50		RAS cycling;		_	180	
(Average Power Supply Current)	*2	MB8118160B-60	- Icc5	CAS-before-RAS; trc = min	-		150	mA

■ AC CHARACTERISTICS

At re	commended operating conditio	ns unle	ess otherv	vise not	ed.)	Notes	3, 4, 5	
No.	Parameter	Notes	Symbol	MB811	8160B-50	MB8118	3160B-60	Unit
NO.	Falameter	NOLES	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Refresh		t ref		16.4	—	16.4	ms
2	Random Read/Write Cycle Time		t RC	90	_	110		ns
3	Read-Modify-Write Cycle Time		t rwc	126	_	150		ns
4	Access Time from RAS	*6,9	t RAC		50	_	60	ns
5	Access Time from CAS	*7,9	t CAC	_	15		15	ns
6	Column Address Access Time	*8,9	t AA	_	25		30	ns
7	Output Hold Time		tон	3	_	3		ns
8	Output Buffer Turn On Delay Time		ton	0	_	0		ns
9	Output Buffer Turn Off Delay Time	*10	toff		13	_	15	ns
10	Transition Time		t⊤	3	50	3	50	ns
11	RAS Precharge Time		t RP	30	_	40		ns
12	RAS Pulse Width		t ras	50	100000	60	100000	ns
13	RAS Hold Time		t RSH	15	_	15		ns
14	CAS to RAS Precharge Time		t CRP	5	_	5		ns
15	RAS to CAS Delay Time	*11,12	t RCD	17	35	20	45	ns
16	CAS Pulse Width		t CAS	15	_	15		ns
17	CAS Hold Time		t csн	50	_	60		ns
18	CAS Precharge Time (Normal)	*19	t CPN	7	_	10		ns
19	Row Address Setup Time		t asr	0	_	0		ns
20	Row Address Hold Time		t RAH	7	_	10		ns
21	Column Address Setup Time		tasc	0		0		ns
22	Column Address Hold Time		t сан	7	_	10		ns
23	Column Address Hold Time from RA	S	t ar	24	_	30		ns
24	RAS to Column Address Delay Time	*13	t rad	12	25	15	30	ns
25	Column Address to RAS Lead Time		t RAL	25	_	30		ns
26	Column Address to CAS Lead Time		t CAL	25	_	30		ns
27	Read Command Setup Time		t RCS	0	_	0		ns
28	Read Command Hold Time Referenced to RAS	*14	t rrh	0	_	0	_	ns
29	Read Command Hold Time Referenced to CAS	*14	t RCH	0	_	0	_	ns
30	Write Command Setup Time	*15,20	twcs	0	_	0		ns
31	Write Command Hold Time		twcн	7	—	10	_	ns
32	Write Command Hold Time from RA	S	twcr	24	_	30	_	ns

(Continued)

(Continued)


	, Deremeter Neter	C. maked	MB8118	8160B-50	MB8118	3160B-60	L Incit
No.	Parameter Notes	Symbol	Min.	Max.	Min.	Max.	Unit
33	WE Pulse Width	t wP	7	_	10		ns
34	Write Command to RAS Lead Time	trwl	13	_	15		ns
35	Write Command to CAS Lead Time	tcwL	15	_	15		ns
36	DIN Setup Time	t DS	0	_	0		ns
37	DIN Hold Time	tон	7	_	10		ns
38	Data Hold Time from RAS	t dhr	24	_	30		ns
39	RAS to WE Delay Time *20	t rwd	68		80		ns
40	CAS to WE Delay Time *20	tcwp	31		35		ns
41	Column Address to WE Delay *20 Time	tawd	43	_	50	_	ns
42	RAS Precharge Time to CAS Active Time (Refresh Cycles)	t RPC	5	_	5	_	ns
43	CAS Setup Time for CAS-before-RAS Refresh	t csr	0	_	0	_	ns
44	CAS Hold Time for CAS-before-RAS Refresh	t CHR	10	_	10	_	ns
45	Access Time from OE *9	t OEA		15		15	ns
46	Output Buffer Turn Off Delay from *10	toez		13	_	15	ns
47	OE to RAS Lead Time for Valid Data	t oel	5	_	5		ns
48	OE Hold Time Referenced to WE *16	tоен	5	_	5	_	ns
49	OE to Data in Delay Time	toed	13	_	15		ns
50	CAS to Data in Delay Time	tcdd	13	—	15		ns
51	DIN to CAS Delay Time *17	tozc	0	—	0		ns
52	DIN to OE Delay Time *17	t dzo	0		0		ns
53	Fast Page Mode RAS Pulse Width	t RASP		10000	—	10000	ns
54	Fast Page Mode Read/Write Cycle Time	t PC	35	—	40	_	ns
55	Fast Page Mode Read-Modify-Write Cycle Time	t PRWC	73	_	80	_	ns
56	Access Time from CAS Precharge *9,18	t CPA		30	—	35	ns
57	Fast Page Mode CAS Precharge Time	t CP	7	—	10	_	ns
58	Fast Page Mode RAS Hold Time from CAS Precharge	t RHCP	30	_	35	_	ns
59	Fast Page Mode CAS Precharge *20	tcpwd	48	_	55	_	ns


Notes: *1. Referenced to Vss.

*2. Icc depends on the output load conditions and cycle rates; the specified values are obtained with the output open.

Icc depends on the number of address change as $\overline{RAS} = V_{IL} \overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$ and $V_{IL} > -0.3 V$. Icc1, Icc3 Icc4 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{UCAS} = V_{IH}$, $\overline{LCAS} = V_{IH}$. Icc2 is specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3 V$.

- *3. An initial pause (RAS = CAS = VH) of 200 μs is required after power-up followed by any eight RASonly cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of eight CAS-before-RAS initialization cycles instead of 8 RAS cycles are required.
- *4. AC characteristics assume $t_{T} = 5$ ns.
- *5. V^IH (min.) and V^IL (max.) are reference levels for measuring timing of input signals. Also transition times are measured between V^IH (min.) and V^IL (max.).
- *6. Assumes that trcd ≤ trcd (max.), trad ≤ trad (max.). If trcd is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trcd exceeds the value shown. Refer to Fig. 2 and 3.
- *7. If trcd \geq trcd (max.), trad \geq trad (max.), and tasc \geq taa tcac tt, access time is tcac.
- *8. If trad \geq trad (max.) and tasc \leq taa-tcac-tr, access time is taa.
- *9. Measured with a load equivalent to two TTL loads and 100 pF.
- *10. topp and topz are specified that output buffer change to high-impedance state.
- *11. Operation within the tRCD (max.) limit ensures that tRAC (max.) can be met. tRCD (max.) is specified as a reference point only; if tRCD is greater than the specified tRCD (max.) limit, access time is controlled exclusively by tCAC or tAA.
- *12. trcd (min.) = trah (min.) + 2tr + tasc (min.).
- *13. Operation within the tRAD (max.) limit ensures that tRAC (max.) can be met. tRAD (max.) is specified as a reference point only; if tRAD is greater than the specified tRAD (max.) limit, access tome is controlled exclusively by tCAC or tAA.
- *14. Either tRRH or tRCH must be satisfied for a read cycle.
- *15. twcs is specified as a reference point only. If twcs ≥ twcs (min.) the data output pin will remain High-Z state through entire cycle.
- *16. Assumes that twcs < twcs (min.).
- *17. Either tozc or tozo must be satisfied.
- *18. tcpa is access time from the selection of a new column address (that is caused by changing both UCAS and LCAS from "L" to "H"). Therefore, if tcp is long, tcpa is longer than tcpa (max.).
- *19. Assumes that CAS-before-RAS refresh.
- *20. twcs, tcwb, trwb, tawb and tcPwb are not restrictive operating parameters. They are included in the data sheet as an electrical characteristic only. If twcs ≥ twcs (min.), the cycle is an early write cycle and DQ pin will maintain high-impedance state throughout the entire cycle. If tcwb ≥ tcwb (min.), trwb ≥ trwb (min.), and tawb ≥ tawb (min.), tcPwb ≥ tcPwb (min.), the cycle is a read-modify-write cycle and data from the selected cell will appear at the DQ pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the DQ pin, and write operation can be executed by satisfying trwb, tcwb, trab, and tcab specifications.





DESCRIPTION


To implement a read operation, a valid address is latched by the \overline{RAS} and \overline{LCAS} or \overline{UCAS} address strobes and with \overline{WE} set to a High level and \overline{OE} set to a low level, the output is valid once the memory access time has elapsed. \overline{LCAS} controls the input/output data on DQ₁ to DQ₈ pins, UCAS controls one on DQ₈ to DQ₁₆ pins. The access time is determined by $\overline{RAS}(t_{RAC})$, $\overline{LCAS}/UCAS(t_{CAC})$, $\overline{OE}(t_{OEA})$ or column addresses (t_AA) under the following conditions:


If trcd > trcd(max.), access time = tcac.


If trad > trad(max.), access time = taa.

If OE is brought Low after trac, tcac, or taa(whichever occurs later), access time = toEA.


However, if either LCAS/UCAS or OE goes High, the output returns to a high-impedance state after toH is satisfied.









The read-modify-write cycle is executed by changing WE from High to Low after the data appears on the DQ pins. In the readmodify-write cycle, OE must be changed from Low to High after the memory access time.





The fast page mode of operation permits faster successive memory operations at multiple column locations of the same row address. This operation is performed by strobing in the row address and maintaining \overline{RAS} at a Low level and \overline{WE} at a High level during all successive memory cycles in which the row address is latched. The address time is determined by t_{CAC}, t_{AA}, t_{CPA}, or t_{OEA}, whichever one is the lastest in occuring.





19







DESCRIPTION

Refresh of RAM memory cells is accomplished by performing a read, a write, or a read-modify-write cycle at each of 1,024 row addresses every 16.4-milliseconds. Three refresh modes are available: RAS-only refresh, CAS-before-RAS refresh, and hidden refresh.

RAS-only refresh is performed by keeping RAS Low and LCAS and UCAS High throughout the cycle; the row address to be refreshed is latched on the falling edge of RAS. During RAS-only refresh, DQ pins are kept in a high-impedance state.




CAS-before-RAS refresh is an on-chip refresh capability that eliminates the need for external refresh addresses. If LCAS or UCAS is held Low for the specified setup time (tcsR) before RAS goes Low, the on-chip refresh control clock generators and refresh address counter are enabled. An internal refresh operation automatically occurs and the refresh address counter is internally incremented in preparation for the next CAS-before-RAS refresh operation.



DESCRIPTION

A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the active time of LCAS or UCAS and cycling RAS. The refresh row address is provided by the on-chip refresh address counter. This eliminates the need for the external row address that is required by DRAMs that do not have CAS-before-RAS refresh capability.



A special timing sequence using the \overline{CAS} -before- \overline{RAS} refresh counter test cycle provides a convenient method to verify the function of \overline{CAS} -before- \overline{RAS} refresh circuitry. If a \overline{CAS} -before- \overline{RAS} refresh cycle \overline{CAS} makes a transition from High to Low while \overline{RAS} is held Low, read and write operations are enabled as shown above. Row and column addresses are defined as follows:

Row Address: Bits A₀ through A₉ are defined by the on-chip refresh counter.

Column Addresses: Bits A₀ through A₉ are defined by latching levels on A₀ to A₉ at the second falling edge of CAS.

The CAS-before-RAS Counter Test procedure is as follows;


- 1) Initialize the internal refresh address counter by using 8 RAS-only refresh cycles.
- 2) Use the same column address throughout the test.
- 3) Write "0" to all 1,024 row addresses at the same column address by using normal write cycles.
- 4) Read "0" written in procedure 3) and check; simultaneously write "1" to the same addresses by using CAS-before-RAS refresh counter test (read-modify-write cycles). Repeat this procedure 1,024 times with addresses generated by the internal refresh address counter.
- 5) Read and check data written in procedure 4) by using normal read cycle for all 1,024 memory locations.
- 6) Reverse test data and repeat procedures 3), 4), and 5).

	(At recommended operating conditions diless otherwise noted								
Na	Demonster	Symbol	MB8118	160B-50	MB8118	Unit			
No.	Parameter	Symbol	Min.	Max.	Min.	Max.	onit		
90	Access Time from CAS	t FCAC		45	_	50	ns		
91	Column Address Hold Time	tfcah	35		35	—	ns		
92	\overline{CAS} to \overline{WE} Delay Time	trcwd	63		70	_	ns		
93	CAS Pulse width	t FCAS	45		50	_	ns		
94	RAS Hold Time	trrsh	45	_	50	_	ns		


(At recommended operating conditions unless otherwise noted.)

Note: Assumes that CAS-before-RAS refresh counter test cycle only.

PACKAGE DIMENSIONS







FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9712 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.